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[571 ABSTRACT 
An imaging device formed as a monolithic complementary 
metal oxide semiconductor Integrated circuit in an industry 
standard complementary metal oxide semiconductor 
process, the integrated circuit including a focal plane array 
of pixel cells, each one of the cells including a photogate 
overlying the substrate for accumulating photo-generated 
charge in an underlying portion of the substrate, a readout 
circuit including at least an output field effect transistor 
formed in the substrate, and a charge coupled device section 
formed on the substrate adjacent the photogate having a 
sensing node connected to the output transistor and at least 
one charge coupled device stage for transferring charge from 
the underlying portion of the substrate to the sensing node 
and an analog-to-digital converter formed in the substrate 
connected to the output of the readout circuit. 
27 Claims, 5 Drawing Sheets 
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ACTIVE PIXEL SENSOR HAVING INTRA- 
PIXEL CHARGE TRANSFER WITH 
Charge injection devices also suffer from high noise, but 
enjoy the advantage of non-destructive readout over charge 
Hybrid focal plane arrays exhibit less noise but are 
5 prohibitively expensive for many applications and have 
What is needed is an imager device which has the low 
kTC noise level of a CCD and is compatible for integration 
with CMDS signal processing circuits. 
ANALOG-TO-DIGITAL CONVERTER coupled devices. 
RELATED APPLICATIONS 
This is a continuation of application Ser. No. 081278,638, 
filed Jul. 21,1994, now abandoned, which is a continuation- 
in-part of u,s, patent application Ser, No, 081188,032, filed 
Jan. 28, 1994, now U.S. Pat. No. 5,471,516. 
This application is a continuation-in-part of U.S. Pat. No. 
5,471,515 entitled ACTIVE PIXEL SENSOR WITH 
INTRA-PIXEL CHARGE TRANSFER by ~~i~ R, F~~~~~ 
et al. and assigned to the present assignee. 
array sizes 512-by-512 pixels). 
10 
SUMMARY OF THE DISCLOSURE 
The invention is embodied in an imaging device formed 
as a monolithic complementary metal oxide semiconductor 
integrated circuit in an industry standard complementary 
metal oxide semiconductor process, the integrated circuit 
including a focal plane array of pixel cells, each one of the 
ORIGIN OF THE INVENTION 
The invention described herein was made in the perfor- 
mance of work under a NASAcontract, and is subject to the 
provisions Of 202) in which the 
cells including a photogate overlying the substrate for accu- 
mulating photo-generated charge in an underlying portion, 
of the substrate, a readout circuit including at least an output Law 96-517 (35 
’O field effect transistor formed in the substrate, and a charge 
coupled device section formed on the substrate adjacent the 
photogate having a sensing node connected to the output 
transistor and at least one charge coupled device stage for 
transferring charge from the underlying portion of the sub- 
devices and in particular to a silicon imaging device which ” strate to the sensing node and an analog-to-digital converter 
can be fabricated using a standard CMOS process. formed in the substrate as a part of the integrated circuit. In 
2. Background Art a preferred embodiment, the analog-to-digital converter 
There are a number of types of semiconductor imagers, 
including charge coupled devices, photodiode arrays, charge In a Preferred embodiment, the sensing node Of the charge 
injection devices and hybrid focal plane arrays, Charge 30 coupled device stage includes a floating diffusion, and the 
coupled devices enjoy a number of advantages because they charge coupled device stage includes a transfer gate over- 
are an incumbent technology, they are capable of large lying the substrate between the floating diffusion and the 
formats and very small pixel size and they facilitate noise- photogate. This preferred embodiment can further include 
less charge domain processing techniques (such as binning 3s apparatus for Periodically resetting a Potential of the sensing 
and time delay integration). However, charge coupled device node to a Predetermined Potential, including a drain diffu- 
imagers suffer from a number of disadvantages, F~~ sion connected to a drain bias voltage and a reset gate 
they exhibit destructive signal read-out and their between the floating diffusion and the drain diffusion, the 
signal fidelity decreases as the charge transfer efficiency reset gate connected to a reset 
raised to the power of the number of stages, so that they must 4o Preferably, the output transistor is a field effect source 
have a nearly perfect charge transfer efficiency. They are follower transistor, the floating diffusion being connected to 
particularly susceptible to radiation damage, they require a gate of the source follower transistor. Preferably, the 
good light shielding to avoid Smear and they have high readout circuit further includes a double correlated sampling 
power dissipation for large arrays. circuit having an input node connected to the output tran- 
order to ameliorate the charge transfer inefficiency 4s sistor. In the preferred implementation, the double correlated 
problem, charge coupled device (CCD) imagers are fabri- sampling circuit samples the floating diffusion immediately 
cated with a specialized CCD semiconductor fabrication after it has been reset at one capacitor and then, later, at the 
process to maximize their charge transfer efficiency. The end of the integration Period at another capacitor. The 
difficulty is that the standard CCD process is incompatible difference between the two capacitors is the signal output. In 
with comp~ementary metal oxide semicon~uctor (CMOS) so accordance with a further refinement, this difference is 
processing, while the image signal processing electronics Corrected for fixed Pattern noise by subtracting from it 
required for the imager are best fabricated in CMOS, another difference sensed between the two capacitors while 
Accordingly, it is impractical to integrate on-chip signal are shorted. 
processing electronics in a CCD imager. Thus, the signal 
processing electronics is off-chip. Typically, each column of 5s 
output register, whose output is amplified by a single on-chip 
amplifier (e,g,, a follower transistor) before being 
processed in off-chip signal processing electronics, a 
result, the read-out frame rate is limited by the rate at which 60 
the on-chip amplifier can handle charge packets divided by 
the number of pixels in the imager. 
The other types of imager devices have problems as well. 
Photodiode arrays exhibit high noise due to so-called kTC 
noise which makes it impossible to reset a diode or capacitor 6s lens layer. 
node to the same initial voltage at the beginning of each 
integration period. Photodiode arrays also suffer from lag. 
Contractor has elected to retain title. 
BACKGROUND OF THE INVENTION 
1. Technical Field 
The invention is related to semiconductor imaging 
a sigma 
BRIEF DESCRIPTION OF THE DRAWINGS 
plane Of the invention. 
FIG. 2 is a plan view of an integrated circuit constituting 
a focal plane array of cells of the type illustrated in FIG. 1. 
FIG. 3 is a schematic diagram of the cell of FIG. 1. 
FIG. 4 is a graph of the surface potential in the charge 
transfer section of the cell of FIG. 3 
FIG. 5 is a cross-sectional view of an alternative embodi- 
ment of the focal plane array of FIG. 2 including a micro- 
FIG. 6 is a plan view of an integrated circuit embodying 
CCD pixels is transferred to a corresponding cell of a serial is a diagram the architecture Of an 
the invention. 
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FIG. 7 is a schematic diagram of one column of pixel cells of the charge from beneath the photogate electrode 30 to the 
floating diffusion 40, changing the potential of the floating 
reset to a new level 107 indicative of the amount of charge 
FIG, 9 is a graph of a time domain waveform of the output 5 accumulated during the integration period. This new poten- 
tial of the floating diffusion 40 is sensed at the source of the 
source follower FET 55. However, before the readout circuit 
70 samples the source of the source follower FET 55, the 
photogate signal PG returns to its initial (more positive) 
i o  voltage. The entire process is repeated for the next integra- 
tion period, 
The readout circuit 70 consists of a signal sample and hold 
(SIH) circuit including an S/H FET 200 and a signal store 
capacitor 205 connected through the S/H FET 200 and 
15 through the row select FET 60 to the source of the source 
follower FET 55,  The other side of the capacitor 205 is 
connected to a source bias voltage VSS. The one side of the 
readout circuit 16 adjacent the charge transfer section 14. 2o column select FET 220 to a signal sample output node 
a silicon substrate 20. FIG. 3 is a simplified schematic VDD, A signal called “signal sample and hold” (SHS) 
the substrate 20. The charge transfer section 14 consists of 25 ferred to the floating diffusion 40, so that the capacitor 205 
diffusion 50. The readout circuit 16 consists of a source 
follower field effect transistor (FET) 55, a row select FET 
60, a load FET 65 and a correlated double sampling circuit 3o 
70. 
Referring to the surface potential diagram of FIG. 4, the 
photogate electrode 30 is held by a photogate signal PG at 
a positive voltage to form a potential well 80 in the substrate 
20 in which photo-generated charge is accumulated during 35 
an integration period. The transfer gate electrode 35 is 
initially held at a less positive voltage by a transfer gate 
signal TX to form a potential barrier 85 adjacent the poten- 
tial well 80. The floating diffusion 40 is connected to the gate 
of the source follower FET 55 whose drain is connected to 40 
a drain supply voltage VDD. The reset electrode 45 is 
initially held by a reset signal RST at a voltage correspond- 
ing to the voltage on the transfer gate 30 to form a potential 
barrier 90 thereunder. The drain supply voltage VDD con- 
well 95 underneath the drain diffusion 50. 
potential well in proportion to photon flux incident on the 
substrate 20 beneath the photogate electrode 30. At the end 
of the integration period, the surface potential beneath the SO and vouTR Of the readout circuit 70. This 
floating diffusion 4o is quickly reset to a potential level 
the reset signal RST temporarily increasing to a higher 
positive voltage to temporarily remove the potential barrier Referring to FIG. 5, a transparent refractive miCrolens 
90 and provide a downward potential staircase from the ss layer 110 may be deposited Over the top of the focal Plane 
transfer gate potential barrier 85 to the drain diffusion array of FIG. 2. The microlens layer 110 consists of spheri- 
potential well 95, as indicated in the drawing of FIG. 4. After cal Portions 115 centered Over each of the cells 10 and 
the reset gate 45 is returned to its initial potential (restoring contoured SO as to focus light toward the center of each 
the potential barrier 90), the readout circuit 70 briefly Photogate 12. This has the advantage of using light that 
samples the potential of the floating diffusion 40, and then 60 would otherwise fall outside of the optically active region of 
the cell 10 is ready to transfer the photo-generated charge the Photogate 12. For example, at least Some of the light 
from beneath the photogate electrode 30, F~~ this purpose, ordinarily incident on either the charger transfer section 14 
the photogate signal PG decreases to a less positive voltage Or the readout circuit 16 (FIG. 1) would be sensed in the 
trode 30 and thereby provide a downward staircase surface 65 Preferably, the focal plane array corresponding to FIGS. 
potential from the photogate electrode 30 to the potential 1 4  is implemented in CMOS silicon using an industry 
well 100 beneath the floating diffusion 40. This transfers all standard CMOS fabrication process. Preferably, each of the 
in the integrated circuit of FIG. 6. 
embodiment of the invention. 
of a modulator employed in the analog-to-digital converter 
depicted in FIG. 8. 
FIG. 10 is a schematic diagram of the modulator 
employed in the embodiment of FIG. 8. 
FIG. 11 is a schematic diagram of an alternative embodi- 
ment of the invention. 
FIG. 8 is a schematic block diagram of a preferred diffusion 40 from the level (100) at which it was previously 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENTS 
FIG. 1 is a simplified block diagram of one pixel cell 10 
formed in an Of a array Of many such 
integrated circuit. Each lo a photogate 12, a 
charge transfer section l4 adjacent the photogate l2 and a capacitor 205 is also connected to the gate of an output FET 210, The drain of the output FET is a connected through a 
shows a plane array Of many lo formed On VOUTS and through a load FET 215 to the drain voltage 
diagram Of a briefly turns on the S/H FET 200 after the charge accumu- 
consists Of a large photogate 30 lated beneath the photogate electrode 30 has been trans- 
a transfer gate 35 adjacent the photogate stores the voltage of the follower FET 55 
30, a floating diffusion 40, a reset indicating the amount of charge previous~y accumulated 
lo’ Referring to 3, the photogate l2 
45 and a drain 
beneath the photogate electrode 30, 
The readout circuit 70 also consists of a reset sample and 
hold (SIH) circuit including an S/H FET 225 and a signal 
store capacitor 230 connected through the S/H FET 225 and 
through the row select FET 60 to the source of the source 
follower FET 55. The other side of the capacitor 230 is 
connected to the source bias voltage VSS. The one side of 
the capacitor 230 is also connected to the gate of an output 
FET 240. The drain of the output FET 240 is connected 
through a column select FET 245 to a reset sample output 
node VOUTR and through a load FET 235 to the drain 
voltage VDD. Asignal called “reset sample and hold” (SHR) 
briefly turns on the S/H FET 225 immediately after the reset 
signal RST has caused the resetting of the potential of the 
floating diffusion 40, so that the capacitor 230 stores the 
voltage at which the floating diffusion has been reset to. 
of the potential of the floating diffusion, in that the charge 
is obtained at the end of each integration period from the 
difference between the at the Output ‘Odes vouTs 
the 
effects of kTC noise because the difference between VOUTS 
nected to the drain diffusion 50 creates a constant potential 45 The readout circuit provides 
During the integration period, electrons accumulate in the integrated beneath the photogate l2 each integration period 
slightly above the potential well 95, This is accomplished by and VoUTR is independent Of any variation in the reset 
RST2 a significant advantage. 
to form a potential barrier 105 beneath the photogate elec- photogate area with the addition of the microlens layer 110. 
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FETs is a MOSFET, the FETs 55,60,65,200 and 225 being 
n-channel devices and the FETs 210,220,225,230.240,245 
being p-channel devices. The n-channel MOSFETS and the 
CCD channel underlying the gate electrodes 30,35, 45 and 
the diffusions 40 and 50 may be located in a p-well while the 
remaining (p-channel) devices are located outside of the 
p-well. The gate voltage VLP applied to the gates of the 
p-channel load FETs 215 and 235 is a constant voltage on 
the order of +2.5 volts. The gate voltage VLN applied to the 
n-channel load FET 65 is a constant voltage on the order of 
+1.5 volts. 
Since the charge transfer section 14 involves only a single 
CCD stage between the photogate 12 and the floating 
diffusion 40 in the specific embodiment of FIG. 3, there is 
no loss due to charge transfer inefficiency and therefore there 
is no need to fabricate the device with a special CCD 
process. As a result, the readout circuit 70 as well as the 
output circuitry of the FETs 55, 60 and 65 can be readily 
implemented as standard CMOS circuits, making them 
extremely inexpensive. However, any suitable charge 
coupled device architecture may be employed to implement 
the charge transfer section 14, including a CCD having more 
than one stage. For example, two or three stages may be 
useful for buffering two or three integration periods. 
Other implementations of the concept of the invention 
may be readily constructed by the skilled worker in light of 
the foregoing disclosure. For example, the floating diffusion 
40 may instead be a floating gate electrode. The signal and 
reset sample and hold circuits of the readout circuit 70 may 
be any suitable sample and hold circuits. Moreover, shield- 
ing of the type well-known in the art may be employed 
defining an aperture surrounding the photogate 12. Also, the 
invention may be implemented as a buried channel device. 
Another feature of the invention which is useful for 
eliminating fixed pattern noise due to variations in FET 
threshold voltage across the substrate 20 is a shorting FET 
116 across the sampling capacitors 205, 235. After the 
accumulated charge has been measured as the potential 
difference between the two output nodes VOUTS and 
VOUTR, a shorting signal VM is temporarily applied to the 
gate of the shorting FET 116 and the VOUTS-to-VOUTR 
difference is measured again. This latter difference is a 
measure of the disparity between the threshold voltages of 
the output FETs 210,240, and may be referred to as the fixed 
pattern difference. The fixed pattern difference is subtracted 
from the difference between VOUTS and VOUTR measured 
at the end of the integration period, to remove fixed pattern 
noise. 
As previously mentioned herein, a floating gate may be 
employed instead of the floating diffusion 40. Such a floating 
gate is indicated schematically in FIG. 3 by a simplified 
dashed line floating gate electrode 41. 
Preferably, the invention is fabricated using an industry 
standard CMOS process, so that all of the dopant concen- 
trations of the n-channel and p-channel devices and of the 
various diffusions are in accordance with such a process. In 
one implementation, the area of the L-shaped photogate 12 
(i.e., the photogate electrode 30) was about 100 square 
microns; the transfer gate electrode 35 and the reset gate 
electrode were each about 1.5 microns by about 6 microns; 
the photogate signal PG was varied between about +5 volts 
(its more positive voltage) and about 0 volts (its less positive 
voltage; the transfer gate signal TX was about +2.5 volts; the 
reset signal RST was varied between about +5 volts (its 
more positive voltage) and about +2.5 volts (its less positive 
voltage); the drain diffusion 50 was held at about +5 volts. 
6 
Combination with Analog-to-Digital Converter 
Each pixel cell 10 in the array of FIG. 2 may further 
include its own analog-to-digital converter 300, as shown in 
FIG. 3. As shown in FIG. 3, the analog input to the 
s analog-to-digital converter 300 is connected to the output of 
difference amplifier 250, which is the output node of the 
readout circuit 70. 
The preferred mode is illustrated in FIG. 6, in which each 
vertical column 305 of pixel cells 10 in the array of FIG. 2 
i o  have their output nodes connected to a common analog-to- 
digital converter 300 at the bottom of the column. Each 
horizontal row 310 of pixel cells 10 have their output node 
simultaneously connected to the analog-to-digital converters 
300 of the respective columns under the control of a con- 
is ventional row-select circuit 315. The row-select circuit 315 
has an individual output connected to the gates of the row 
select transistors 60 of each pixel cell 10 in a given row of 
pixel cells 10. The outputs of the array of analog-to- 
converters 300 are connected in a manner well-known in the 
20 art to a conventional multiplexer 320 controlled by a con- 
ventional column select circuit 325. FIG. 7 illustrates how 
one column 305 of pixel cells 10 is connected to a common 
analog-to-digital converter 300 under control of the row 
select circuit 315. 
The semi-parallel architecture of FIG. 6 was chosen as a 
trade-off between a serial system of the prior art having a 
single A/D converter and the completely parallel system 
depicted in FIG. 3 having an AID converter for each pixel. 
A major disadvantage of the serial system is that it requires 
30 high operating speeds since conversion of each pixel must 
be done sequentially. This in turn introduces resolution 
problems due to the limited accuracy attainable at high 
conversion rates. On the other hand, a completely parallel 
system reduces the required operating speed but requires too 
3s much area to be included in each pixel. With a semi-parallel 
architecture, where an entire column of pixels shares a single 
A/D converter, the area available for each converter is 
limited mostly by the pixel pitch, and the number of con- 
versions is proportional to the number of rows rather than 
In one implementation of the embodiment of FIG. 6, the 
imaging area is a 128x128 array of active pixel sensors 
which is scanned row by row. The row-control circuit 315 
decodes the 7-bit row-address and provides the clock signals 
4s needed by each row 310 of pixel cells 10. Each column 305 
of pixel cells 10 shares a single AID converter 300 and the 
array of converters 300 operate in parallel to convert a row 
of pixel outputs. The column control circuit 325 decodes the 
7-bit column address for the readout operation and controls 
SO the gates of the column select transistors 220, 240 in each 
pixel cell 10. 
Sigma-Delta AID Converter 
Preferably, each analog-to-digital (AD) converter 300 of 
FIG. 6 employs oversampled sigma delta modulation. A/D 
ss conversion based on oversampled sigma-delta modulation 
was selected since it has been proven to be well-suited for 
VLSI applications where high conversion rate is not a 
requirement. Due to the averaging nature of sigma-delta 
modulation, it is more robust against threshold variations 
60 and inadvertent comparator triggering than single-slope/ 
dual-slope methods and requires less component accuracy 
than successive approximation methods. It also uses less 
power and real estate than flash A/D converters. A semi- 
parallel architecture with an array of A/D converters reduces 
65 the conversion rate of each converter sufficiently to allow the 
use of sigma-delta modulation. Sigma-delta modulation is 
suitable for VLSI circuits since it is easier or achieve high 
zs 
40 the total number of pixels. 
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oversampling ratios than to produce precise analog compo- minimize kTC noise, but the size is limited mainly by the 
nents in order to reduce component mismatch. ability of the source-follower to drive them at the oversam- 
First-order sigma-delta modulation with a single-bit or piing rate and the available area under each column of 
tWO-leVel quantizer is preferred Since it is Simple, Compact, pixels, Therefore, all the capacitors are designed to be 
robust and stable against overloading. The output of such a 5 p 0 ~ y ~ - p 0 ~ y 2  capacitors of 1 p ~ ,  
modulator can be filtered by taking a simple average Over a and $z are two non-overlapping 
fixed number of bits. To generate an N-bit digital word, zN clocks that read the two signal levels of the pixel output. 
is synchronous with $z,  and is generated from the output bits are averaged for each pixel. 
Since its introduction 30 years ago, Oversampled sigma- output of the so that it is on only when the 
has become a popular method for A/D i o  comparator output is “1”. During each cycle, the amplitude 
oversampling and of the modulated signal (AVsLg) is integrated across Cint, In 
addition, when the output is ,,1,,, the maximum 
signal swing (Av,,,) is subtracted from the integrator 
output, A reset switch is included the feedback 
335 is capacitor to reset the integrator at the beginning of each 
pixel conversion, If it is assumed that the op amp and the 
switches are ideal, the difference equation describing this 
operation for the n-th cycle can be written as: 
The control signals 
Clock 
conversion. Sigma-de1ta 
integration of the signal prior to quantization to increase the 
correlation between samples and decrease the quantization 
error. Referring to FIG. 8, each AID converter 300 consists 
Of a first-order oversampled sigma-de1ta 
whose Output is averaged by a counter 340. The 
counter outputs are latched at the end of each conversion 
period and read out while the outputs of the next row of pixel 
cells 10 is being converted. The main components of the 
first-order sigma-delta modulator AID converter 335 are a 2o 
a feedback digital-to-analog (DIA) converter 360. The quan- 
tities x,, u,, qn, d, and e, are, respectively, the incoming where V, is 0 when q is “0” and V, is Vmax when q is “1”. 
analog signal, the output of the integrator 350, the output of The quantizer 355 is a conventional strobed comparator 
the quantizer 355, the output of the DIA converter 360 and 25 whose inputs are the integrator output and a reference level 
the quantizer error during the n-th cycle. V, corresponding to the full scale of the input x,,. 
During each pixel conversion period, the input to the The latched output of the quantizer comparator 355 is 
sigma-delta modulator 335 is the analog output signal from used to generate the clock signal $v and its complement for 
the pixel cell 10, which remains nearly constant at a value the next integration cycle. It is also used to generate the two 
between 0 and x,,. The two level-quantizer 355 is a 3o non-overlapping clocks required as inputs to the counter. 
comparator with threshold equal to V, corresponding to The conventional 10-bit binary counter 340 that averages 
x, and output level corresponding to a digital “1” and “0”. the output of the sigma-delta modulator has 10 pipelined 
In this case, the feedback DIA converter 360 is a switch that stages with a counter-cell and latch in each stage. The inputs 
chooses between two preset levels depending on the com- to the first counter stage are the signals generated from the 
parator output &. 35 quantizer output. The inputs to the other stages are the 
The operation of the sigma-delta modulator of FIG. 8 is outputs from the previous stage. Each counter cell is reset to 
illustrated in FIG. 9. During each cycle, the difference node zero at the beginning of a pixel conversion. The sigma-delta 
345 subtracts the previous output of the DIA converter 360 modulator output is averaged by counting the number of 
from the current analog input x,. When the integrator output “1”s out during the next conversion period. Since the linear 
crosses the comparator threshold, an amount equal to the full 4o array of sigma-delta modulators and counters operate in 
scale x,, is subtracted during the following cycle. parallel to convert a row of pixels at a time, the latched 
Therefore, the quantizer output q, oscillates between “0” counter outputs are read out column by column during the 
and “1” such that the average over many cycles is approxi- next conversion period. 
mately equal to the input. This can be summarized by the Other Types of Digital-to-Analog Converters 
recursive relations In one alternative embodiment of the invention, illustrated 
in FIG. 11, the analog-to-digital converter 300 is a conven- 
un = u,-~ + e,-l tional single-slope analog-to-digital converter. In this 
embodiment, a comparator 400 compares the analog pixel 
cell output with the output of a feedback DIA converter 410 
whose input is the output of an N-bit up-counter 420. As 
soon as the two inputs to the comparator 400 are equal, the 
comparator output changes state, causing a latch 430 to latch 
the output of the N-bit counter 420 to the digital output of 
the A/D converter. 
In another alternative embodiment of the invention, the 
analog-to-digital converter employs the well-known algo- 
rithm of successive approximations. In this embodiment, the 
analog-to-digital converter encodes an analog signal, S, as a 
sum Of powers Of %: 
differencing node 345, an integrator 350, a quantizer 355 and ~ ~ ~ ~ = ~ ~ ~ ~ ~ , + ~ ~ ~ , , i c , , , l l / s i g , - ~ ~ , p c , ,  
45 
e,-l = x,-~ - dn-l 
where dn-l = 0 for qn = 0 
dn-l = x, for qn = 1 
In the embodiment of FIG. 8, q, is averaged over 1024 
samples by counting the number of ‘ ‘ 1 ~  using the 10-bit 55 
ripple counter 340. 
Preferred Sigma-Delta Modulator Circuit 
ne sigma-delta modulator 335 of FIG, 8 is implemented 
with the switched capacitor integrator and comparator cir- 
cuit shown in FIG. 10. The integrator 350 has two input 60 
branches, one to add the signal and the other to subtract the 
full scale. P-type MOSFET switches 360 are used since they 
show better noise performance than N-type switches. MOS 
capacitors Csrg, C, and C,,,, which are controlled by 
complementary clock signals, are included in the signal path 65 where b,’s are 1 or 0, and the full scale reference is taken to 
to reduce switch feed-through. The switched-capacitors Csrg be 1.0. The conventional successive approximation algo- 
and C ,  and the integrating capacitor C,,, should be large to rithm for determining the b,’s is to compare S with 
M 
S = z b n ( 2 ) - ”  ( f o r m  M-bit A / D  converter) 
n= I 
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for the kth bit conversion. If S exceeds R,, b,=l and if S is 
less than R, b,=O. The k+l  reference then becomes: 
Rktl = Rk - bk2-k + 2-'kt1' 
where a subtraction is involved. (b,=O, 1 for b,=1,0 
respectively). 
Stating the above nonmathematically, the signal S is 
progressively compared with 
R=%, %+%, %+%+%, etc. 
As soon as R exceeds S, the last added fraction ($4) must be 
subtracted and the next in the series of (1W) (e.g. (%6)  added. 
The approximations then continue by successively adding 
progressively smaller members of the series (1W) to R until 
it again exceeds S, at which time the member of the series 
(say (%z) which caused R to exceed S is subtracted from R 
and, prior to the next comparison, the next member in the 
series (%4) is added to R. The process continues through a 
series of approximations, depending in number on the 
desired precision of the system. 
While the invention has been described in detail by 
specific reference to preferred embodiments, it is understood 
that variations and modifications may be made without 
departing from the true spirit and scope of the invention. 
What is claimed is: 
1. An imaging device including a monolithic semicon- 
ductor integrated circuit substrate, said imaging device com- 
prising a focal plane array of pixel cells in said substrate, 
each of said cells comprising: 
a photogate overlying said substrate for accumulating 
photo-generated charge in an underlying portion of said 
substrate; 
a readout circuit comprising at least an output transistor 
formed in said substrate; 
a charge coupled device section formed on said substrate 
adjacent said photogate having a sensing node con- 
nected to said output transistor and at least one charge 
coupled device stage for transferring charge from said 
underlying portion of said substrate to said sensing 
node; and 
said imaging device further comprising an analog-to- 
digital converter formed in said substrate and con- 
nected to said readout circuit; and 
wherein said readout circuit is a metal oxide semiconduc- 
tor circuit formed on said substrate, said substrate being 
of a first conductivity type, said MOS circuit compris- 
ing plural metal oxide field effect transistors of a first 
conductivity type, a well region of a second conduc- 
tivity type in said substrate and plural metal oxide 
semiconductor transistors of a second conductivity type 
formed in said well region. 
2. The imaging device of claim 1 wherein: 
said sensing node of said charge coupled device stage 
said charge coupled device stage comprises a transfer gate 
3. The imaging device of claim 2 wherein said floating 
node is one of  (a) a floating diffusion, and (b) a floating gate. 
4. The imaging device of claim 2 further comprising: 
a drain diffusion connected to a drain bias voltage; and 
comprises a floating node; and 
between said floating node and said photogate. 
S 
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a reset gate between said floating node and said drain 
diffusion, said reset gate connected to a reset control 
signal. 
5 .  The imaging device of claim 4 wherein said output 
transistor comprises a field effect source follower transistor, 
said floating node being connected to a gate of said source 
follower transistor. 
6. The imaging device of claim 4 wherein said readout 
circuit further comprises a double correlated sampling cir- 
cuit comprising: 
a pair of sample and hold field effect transistors formed in 
said substrates, each sample and hold field effect tran- 
sistor having one of a source and drain thereof con- 
nected to a source of said source follower transistor; 
a pair of sample and hold capacitors connected to the 
other one of the source and drain of a respective one of 
said pair of sample and hold transistors; and 
means for sensing a potential of each of said sample and 
hold capacitors at respective intervals. 
7. The imaging device of claim 6 further comprising 
means for sensing a difference between the potentials of said 
pair of sample and hold capacitors. 
8. The imaging device of claim 6 further comprising 
means for shorting across each of said pair of sample and 
hold capacitors simultaneously while said means for sensing 
measures a fixed pattern noise difference. 
9. The imaging device of claim 6 wherein said focal plane 
array of cells is organized by rows and columns of said cells, 
and wherein said means for sensing at period intervals 
comprises: 
a row select field effect transistor formed in said substrate 
having its source and drain connected between said 
source of said source follower transistor and said pair 
of sample and hold transistors and a gate connected to 
a row select signal; 
a pair of sample and hold output transistors having 
respective gates and sources connected across respec- 
tive ones of said pair of sample and hold capacitors, and 
having respective drains; 
respective differential output nodes of said correlated 
double sampling circuit; 
a pair of column select transistors formed in said substrate 
each having a source and drain connected between a 
drain of a respective one of said sample and hold output 
transistors and a gate connected to a column select 
signal. 
10. The imaging device of claim 9 wherein each of said 
transistors is a metal oxide field effect transistor, said source 
follower transistor, said row select transistor and said pair 
sample and hold transistors being n-channel devices, said 
pair of sample and hold output transistors and said pair of 
column select transistors being p-channel devices. 
11. The imaging device of claim 9 wherein said analog- 
to-digital converter is connected to the readout circuits of all 
cells in a given one of said column, said imaging device 
comprising an analog-to-digital converter for each one of 
said column connected to the readout circuits of the cells in 
the respective column. 
12. The imaging device of claim 11 wherein said analog- 
to-digital converter comprises one of  (a) a sigma delta 
modulation circuit, (b) a single slope analog-to-digital 
converter, (c) an analog-to-digital converter employing suc- 
cessive approximations. 
13. The imaging device of claim 1 further comprising 
means for periodically resetting a potential of said sensing 
node to a predetermined potential. 
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14. The imaging device of claim 1 wherein said readout 
circuit further comprises a double correlated sampling cir- 
cuit having an input node connected to said output transistor. 
15. The imaging device of claim 1 further comprising a 
micro-lens layer overlying said substrate, said micro-lens 5 
layer comprising: 
21. A device for imaging capturing and processing, com- 
(1) a focal plane array of pixel cells, each of said pixel 
cells including a monolithic semiconductor integrated 
circuit substrate, wherein each of said pixel cells 
includes: 
(a) a photogate overlying a first portion of said sub- 
strate and operating to accumulate photo-generated 
charge in a first portion of said substrate that under- 
lies said photogate; and 
(b) a charge transfer section, formed in said substrate 
adjacent said photogate, having a sensing node adja- 
cent said photogate and at least one charge coupling 
stage, operating to transfer charge from said first 
portion of said substrate to said sensing node; 
(2) an AID converter, formed on said integrated circuit 
substrate and connected to said sensing node of at least 
one of said pixel cells, but less than all of said pixel 
cells, so that less than all of said pixel cells are attached 
to said A/D converter, wherein said A/D converter 
(a) a signal path portion, having an input receiving said 
signal and an output coupling said signal; 
(b) a reference path, selectively providing a full scale 
signal; 
(c) a signal-combining element, receiving said signal 
on said signal path and said signal on said reference 
path, and outputting a value indicative of a combi- 
nation signal thereof; 
(d) an integrating element, connected to receive and 
integrate said combination signal; 
(e) a comparing element connected to an output of said 
integrating element, comparing said combination 
signal with a reference and producing an output 
indicative thereof; and 
(0 a latch element which counts a ratio of values of said 
output. 
22, A device as in claim 21 wherein said latch element 
prising: 
a refractive layer; 
individual lenses formed in said layer in registration with 
individual ones of said cells, each of said individual 
lenses having a curvature for focusing light toward a 
center portion of the respective cell. 
16. The imaging device of claim 15 wherein said refrac- 
tive layer comprises an oxide of silicon. 
17. The imaging device of claim 16 wherein said refrac- 15 
tive layer comprises polyimide. 
18. The imaging device of claim 15 wherein each of said 
individual lenses covers portions of the corresponding cell 
including said photogate as well as said charge coupled 
device stage and said readout circuit. 20 includes: 
19. The imaging device of claim 1 wherein said analog- 
to-digital converter comprises one o f  (a) a sigma delta 
modulation circuit, b) a single slope analog-to-digital 
converter, (c) an analog-to-digital converter employing suc- 
cessive approximations. 2s 
20. An imaging device comprising: 
a monolithic semiconductor integrated circuit substrate; 
a focal plane array of pixel cells formed on said integrated 
circuit substrate, each of said pixel cells comprising: 
a photogate overlying said substrate, accumulating 
photo-generated charge in an underlying portion of 
said substrate; 
a charge transfer section, receiving the accumulated 
photo-generated charge from the photogate; and 
a coupling section, formed on said substrate adjacent 
connected to said photogate through said charge 
transfer section, wherein said charge transfer section 4o 
transfers stored charge from said photogate to said 
sensing node; and 
said focal plane array including a plurality of units, each 
unit of said focal plane array including at least one of 
said pixel cells, and further comprising: 
a readout controller which controls readout of said 
pixel cells to read out all pixel cells of each unit in 
parallel; and 
at least two analog to digital converters, formed in said 
substrate, and each connected to one pixel cell of SO 
said unit to read out information from said pixel cells 
of said unit in parallel, wherein said units are rows, 
said focal plane array is arranged into a plurality of 
rows and columns, one A/D converter being associ- 
ated with each column of said array so that said ss conversation. 
columns of pixel cells are connected to respective 
AID converters in parallel relative to one another and 
an entire row of pixel cells is simultaneously read 
and A/D converted. * * * * *  
30 
3s 
said charge transfer section, having a sensing node produces a binary signal indicative of a result of the com- 
parison; 
and said reference path of said signal-combining element 
comprises a first branch which adds the full scale signal 
when the result of the comparison is a first amount, and 
a second branch which adds another signal when the 
result is a second amount. 
23. A device as in claim 22 wherein said first branch adds 
the full scale signal and second branch subtracts a full scale 
signal. 
24. A device as in claim 21 wherein said integrator 
element includes a capacitor therein. 
25. A device as in claim 24 wherein said capacitor is an 
MOS capacitor. 
26. A device as in claim 24 further comprising a reset 
switch across the capacitor, said reset switch resetting a 
value of the integrator at the beginning of each pixel 
27. Adevice as in claim 26 wherein said reset switch is an 
4s 
MOS transistor. 
